Design verification with e [Book] / Samir Palnitkar.
Material type: TextSeries: Prentice Hall modern semiconductor design seriesPublication details: India : Pearson Education (Singapore), 2004.Description: xl, 363 p. : ill. ; 25 cmISBN:- 8129705370
- 621.39 2 22
- 621.392
Item type | Current library | Call number | Status | Date due | Barcode | Item holds |
---|---|---|---|---|---|---|
Books | Junaid Zaidi Library, COMSATS University Islamabad Ground Floor | 621.392 PAL-D (Browse shelf(Opens below)) | Available | 14841 |
Total holds: 0
Browsing Junaid Zaidi Library, COMSATS University Islamabad shelves, Shelving location: Ground Floor Close shelf browser (Hides shelf browser)
621.392 NAV-V VHDL modular design and synthesis of cores and systems / | 621.392 PAD-D Design through Verilog HDL | 621.392 PAD-D Design through Verilog HDL | 621.392 PAL-D Design verification with e | 621.392 PAL-V Verilog HDL a guide to digital design and synthesis / | 621.392 PAL-V Verilog HDL a guide to digital design and synthesis / | 621.392 PAL-V Verilog HDL a guide to digital design and synthesis / |
Index includes.
All.
There are no comments on this title.